Sign Up
Log In
Log In
or
Sign Up
Places
All Projects
Collapse sidebar
home:StefanBruens:branches:electronics
qflow
Overview
Meta Configuration of Package qflow
<package name="qflow" project="home:StefanBruens:branches:electronics"> <title>Detail netlist router for ASICs</title> <description>A digital synthesis flow is a set of tools and methods used to turn a circuit design written in a high-level behavioral language like verilog or VHDL into a physical circuit, which can either be configuration code for an FPGA target like a Xilinx or Altera chip, or a layout in a specific fabrication process technology, that would become part of a fabricated circuit chip. Several digital synthesis flows targeting FPGAs are available, usually from the FPGA manufacturers, and while they are typically not open source, they are generally distributed for free (presumably on the sensible assumption that more people will be buying more FPGA hardware). </description> <url>http://opencircuitdesign.com/qflow</url> </package>
Locations
Projects
Search
Help
OpenBuildService.org
Documentation
API Documentation
Code of Conduct
Contact
Support
@OBShq
Terms
openSUSE Build Service is sponsored by
The Open Build Service is an
openSUSE project
.
Sign Up
Log In
Places
Places
All Projects
