File N_xf86-video-nouveau_nva3-noaccel-info.patch of Package xf86-video-nouveau

Overview Repositories Revisions Requests Users Attributes Meta

File N_xf86-video-nouveau_nva3-noaccel-info.patch of Package xf86-video-nouveau (Revision c00fd5b36180bdc7a1d31db6230fb1e2)

Currently displaying revision c00fd5b36180bdc7a1d31db6230fb1e2 , Show latest

From 30a5c69bf2ea6567e345d7c74b7a60e654fcdd98 Mon Sep 17 00:00:00 2001
From: Stefan Dirsch <sndirsch@suse.de>
Date: Fri, 5 Sep 2014 12:00:25 +0200
Subject: [PATCH] nva3-noaccel-info

Add info to logs as to likely reason why acceleration isn't available
on NVA3+ chipsets.
---
 src/nv_accel_common.c | 14 ++++++++++++++
 1 file changed, 14 insertions(+)

diff --git a/src/nv_accel_common.c b/src/nv_accel_common.c
index 4484c1c..823fc30 100644
--- a/src/nv_accel_common.c
+++ b/src/nv_accel_common.c
@@ -656,6 +656,20 @@ NVAccelCommonInit(ScrnInfoPtr pScrn)
 	if (ret) {
 		xf86DrvMsg(pScrn->scrnIndex, X_ERROR,
 			   "Error creating GPU channel: %d\n", ret);
+		switch (pNv->dev->chipset) {
+		case 0xa3:
+		case 0xa5:
+		case 0xa8:
+		case 0xaf:
+			xf86DrvMsg(pScrn->scrnIndex, X_INFO,
+				   "Acceleration disabled by default due to "
+				   "unresolved GPU hangs on your chipset.\n");
+			xf86DrvMsg(pScrn->scrnIndex, X_INFO,
+				   "See https://bugzilla.redhat.com/"
+				   "show_bug.cgi?id=625187 for more "
+				   "information\n");
+			break;
+		}
 		return FALSE;
 	}
 
-- 
1.8.4.5

Places

File N_xf86-video-nouveau_nva3-noaccel-info.patch of Package xf86-video-nouveau (Revision c00fd5b36180bdc7a1d31db6230fb1e2)

Places