RISC-V Open Source Supervisor Binary Interface
https://github.com/riscv/opensbi
The RISC-V Supervisor Binary Interface (SBI) is the recommended interface
between:
1. A platform-specific firmware running in M-mode and a bootloader, a
hypervisor or a general-purpose OS executing in S-mode or HS-mode.
2. A hypervisor running in HS-mode and a bootloader or a general-purpose
OS executing in VS-mode.
The RISC-V SBI specification is maintained as an independent project by
the RISC-V Foundation on Github (https://github.com/riscv/riscv-sbi-doc).
- Links to hardware:boot / opensbi
- Download package
-
Checkout Package
osc -A https://api.opensuse.org checkout home:Andreas_Schwab:Factory/opensbi && cd $_ - Create Badge
Refresh
Refresh
Source Files (show unmerged sources)
| Filename | Size | Changed |
|---|---|---|
| opensbi-1.4.tar.gz | 0000409903 400 KB | |
| opensbi.changes | 0000005892 5.75 KB | |
| opensbi.spec | 0000003060 2.99 KB |
Latest Revision
Andreas Schwab (Andreas_Schwab)
committed
(revision 43)
- Update to opensbi 1.4 * Synopsys DesignWare APB GPIO driver * Zicntr and Zihpm support * Console print improvements * Smepmp support * Simple FDT based syscon regmap driver * Syscon based reboot and poweroff driver * Non-contiguous hpm counters * Smcntrpmf support * Full sparse hartid support * IPI improvements * RFENCE improvements * Zkr support * Andes custom PMU support
Comments 0