An automatic device model synthesizer

ADMS is a code generator that converts electrical compact device models specified in high-level description language into ready-to-compile C code for the API of spice simulators. Based on transformations specified in XML language, ADMS transforms Verilog-AMS code into other target languages.

Refresh
Refresh
Source Files
Filename Size Changed Actions
adms-2.3.6.tar.gz 0000184112 180 KB almost 2 years
adms-no-build-time.patch 0000003393 3.31 KB about 5 years
adms.changes 0000003109 3.04 KB about 1 year
adms.spec 0000003377 3.3 KB about 1 year
Comments for adms 0