Icarus Verilog

Icarus Verilog is a Verilog compiler that generates a variety of engineering formats, including simulation. It strives to be true to the IEEE-1364 standard.

Refresh
Refresh
Source Files
Filename Size Changed Actions
Fix-makefile-rules-for-header-files-generated-by-bison.patch 0000001951 1.91 KB 3 months
fix-cfparse-include-order-causing-lto-type-mismatch.patch 0000001635 1.6 KB 3 months
iverilog.changes 0000004273 4.17 KB 3 months
iverilog.spec 0000002720 2.66 KB 3 months
verilog-10.2.tar.gz 0001695227 1.62 MB 3 months
Comments for iverilog 0